Stress induced voiding was investigated for a 0.13 µm Cu/lowk interconnect process. The focus of our study was on the "hump" failure mode using a statistical approach to both the design of the vehicle and the data analysis. The time-to-failure (TTF) was studied with respect to geometrical aspects of the lower metal level, insertion of a dummy via, via arrays and metal slotting for long via chains. It is found that insertion of dummy vias increased the reliability, through reduction in the probability for void nucleation and a reduction in void growth rate. The lifetime improvement is attributed to a stress modification in the interconnect. The stress modification can effect vias far from the local "diffusive volume" during void growth, indicating possible new approaches for redundant electrical or dummy via placement. Insertion of metal slots close to the electrically active via act as a diffusive barrier, and slots located elsewhere can modify the stress in the interconnect to improve via lifetime.
INTRODUCTION
Stress induced voiding continues to be one of the top reliability concerns for interconnects. The reliability of 0.13 µm node Cu/low-k interconnects was studied with a focus on the early mode of stress induced voiding (SIV) failures for vias making contact to wide bottom metal patterns. In previous studies, SIV has been observed under vias connected to wide bottom Cu metal lines [1] , and within vias connecting to wide top metal [2] . The two different modes of failure depend on the location of a "reservoir" of available vacancies for voiding: Wide top metal which leads to via "pull out" failures [3] , and wide bottom metal which leads to the "hump void" [1] , [2] , [4] . For this study, the latter failure mode was chosen.
In dual-damascene technology, the combined effects of the absence of a conductive shunt layer at the via-bottom/Cu/SiC intersection, the high Cu diffusivity path at the SiC/Cu interface, stress gradients under the via [5] , and a small critical void volume for failure [6] , can enable voids to nucleate below the via and easily grow to a fatal size. When identical test structures are serially connected, the timeto-failure (TTF) is driven by the earliest failure mode and the TTF distribution is known to follow "weakest-link" statistics [7] .
The SIV failure mode studied in this paper is due to the nucleation and diffusion limited growth of voids underneath the via. As such, the geometry of the structures is expected to have an impact on the TTF through the stress-diffusion length as defined by C.J. Zhai & R.C. Blish II [8] , and given by L = 2 √ Kt , where K = DBΩ/kBT , and D is the atomic diffusivity, B is the effective modulus of the Cu dual-damascene stack, Ω is the atomic volume, kB is Boltzmann's constant, and T is the local temperature. Some early initial work on the geometrical dependency of SIV failure has been done by von Glasow et al [4] , including via CD dependence, block area, and via extension. In these studies, a different interconnect integration was stressed at higher (lower stress) temperatures. Similar geometries were used in our study of the 0.13 µm Cu dual-damascene low-k interconnect stack.
Addition of redundant vias is the current industry practice for improving the reliability of Cu interconnects for both SIV and EM failure. Previous work has shown that, indeed, additional vias do improve the reliability [9] - [11] . However, no study has investigated the physical impact of the redundant via on the reliability over and above the simple electrical parallel redundancy effect. Some initial modeling of the stress impact of additional vias has been reported by Huang et al [12] , however, no experimental confirmation was provided. This study provides experimental data which shows the reliability impact of a non-trivial interaction between vias.
EXPERIMENTAL
A wafer level test vehicle was used to study the interconnect stack which incorporated a 4LM Cu dual-damascene metallization process. The inter-metal dielectric consisted of a Black Diamond low-k film and a SiC capping layer, with an initial layer of densified PECVD undoped oxide on a Si substrate. Each Cu layer was annealed, and subsequent thermal cycles including a 400
• C alloy, were used to establish thermal stability of the films. An Al contact layer was used for electrical probe readout, and an oxide/SiN passivation layer was used for final encapsulation. The design of the test structures was of a Kelvin type in order to accurately measure and verify failures.
The vehicle was subjected to thermal stress, applied through high temperature storage (HTS). At some high temperature -corresponding to the deposition temperatures of the films in the stack -the stress between the Cu and the low-k is at a minimum. As the temperature is reduced, the difference in coefficient of thermal expansion (CTE) leads to a high tensile stress within the interconnect. By contrast, the mobility of Cu increases with temperature. At some intermediate temperature, the stress induced transport of Cu within the interconnect is at a maximum, which corresponds to a maximum in the induced failure rate. The temperature dependency of the TTF was confirmed by HTS at 12.5
• C increments from 150 • C to 300
• C (not shown here) to establish the maximum acceleration-stress temperature of 175
• C, and all further HTS treatments and TTF data was obtained using 175
• C. Wafers were subjected to HTS with each cycle following a electrical probe readout, with a total of five to eight cycles for most experiments. Failure Analysis (FA) was employed after HTS was complete, and SEMs verified the under-via "hump" void characteristic of early failure.
The test vehicle was designed to determine the failure rate for a via relative to interconnect geometries, returning a part per million failure rate level for each of the sixty four via chain structures in Fig. 1 . Stress induced voiding test structures consist of two types of via/M1 interface. (a) Via landing in center of large metal block, and (b) via contained within extension. For type (a), the structure used in this paper is an "H" shaped structure. For type (b) many different configurations of BL, BW, EL, EW, EOL, and VS were investigated. a fabrication cycle. In order to accurately predict the low statistical failure rate that may be encountered for reasonable HTS times, a very large via chain length was used. A typical chain incorporated 3500 -300,000 vias, which led to an average of greater than 5 million vias per experimental data-point. Each segment of the via chain structure consisted of a 0.2µm (minimum width) upper metal line connected to a consistent type of lower metal structure. For this study, five different basic lower metal patterns were chosen to study: a horizontal metal block, a vertical metal block, a square block, and an "H"-shaped structure. Extensions were added to both sides of the horizontal, vertical and square block to connect the via to the block body. A design of experiments (DOE) approach was utilized to choose variations that were applied to each of the five geometrical structures (as shown in Fig. 1 : The extension width (EW), extension length (EL), end of line overlap (EOL), block width (BW) and block length (BL) of the lower metal.
A separate via mask was used to study the effects of a redundant dummy via at the minimum shunting distance from the electrically connected via. Other via masks were used to apply either a large or a small via array in conjunction with the single via in a horizontal block. The via array combinations as shown in Fig. 2(a-d) were either placed at the edges of the block or directly in front of the electrically active via. The small via array consisted of four vias while the large via array spanned the entire length of the horizontal block.
To study the effects of lower metal slots on the via failure rate additional lower level metal masks were used to introduce either a long rectangular or a series of small square slots into the horizontal block structure. The position of the slots relative to the electrically active via are shown in Fig. 2(e-g ). In one case either the long rectangular or square segmented slot was place in the center of the block away from the active via. For comparative purposes the long rectangular slot was also placed directly in front of the electrically active via.
Data Analysis Methodology
Failure criteria and test structure design play concomitant roles in revealing the mode of failure. Long via chains, or long metal lines can be coupled with an open-circuit failure criteria, a resistance shift ∆R, or an absolute resistance change. Long metal lines, or via chains with small bottom metal can be coupled with a ∆R failure criteria, revealing the long term risk due to void growth within the line in conjunction with weak points under the via, both of which can lead to large resistances. On the other hand, long via chains with wide bottom metal are insensitive to homogeneous voiding within the metal and are dominated by under-via voiding which leads to an abrupt open circuit. In addition, long lines increase the probability that there exist "defects" within the structures that can act as void nucleation and growth points (triple-points, "contamination patches" [13] , initial voids, etc.). Thus, long via chains sample the worstcase-scenario, and open-circuit failures follow statistics given by the weakest-link or Weibull statistics [7] , [14] , [15] . Thus, the failure criteria used in this study was an open-circuit failure. All CDF results are presented on a Weibull scale, with pointwise 95% confidence intervals calculated using standard methods [14] .
Sources of Variation
SIV failure rates are highly sensitive to process variation, experimental variations, and inherent randomness due to microstructure and material defects. Most of these variations "average" over experimental splits, and conditions. However, a few considerations must be made in the data analysis to account for variations that do have a strong impact on the TTF. A primary source of variation in the TTF is the initial via cross-section at the point of failure. Larger via cross-sections imply a larger critical void size, and a smaller initial resistance. In order to account for this wafer-level variation, via chains within experimental partitions were subdivided into populations with similar initial resistances. Another source of variation is the temperature variation in the accelerated test. The relative change in the MTTF with respect to temperature, δ(T T F )/δT , can be large depending on what temperature the HTS test is performed. That is, near the maximum acceleration temperature, the gradient is small, however, at points off of this maximum, the gradient can become very large leading to large experimental fluctuations in the TTF. Also, due to the stress relaxation in the metal film stack that occurs during the test, this maximum stress temperature will actually change with time. As the stress relaxes due to diffusion, the maximum acceleration temperature moves to lower values. 
RESULTS
For single vias (without metal slotting, additional dummy vias or via arrays), the TTF is dependent on the lower metal level block area and dimensions (BL, BW), and the dimensions of the extension (EL, EW). The impact of these factors on the TTF for a set of structures is shown in Table 1 . For small to large block area (1 -360 µm 2 ), but similar extension, t0.1 reduces with area. For a large block area (∼ 360 µm 2 ), t0.1 can be varied by orders of magnitude by extending the via (through EL) from the block. Also, increasing EW can decrease t0.1 measurably. As can be seen, a block area of 360 µm with a shorter extension (EL = 0.29 µm) is very sensitive to void nucleation and growth and is used for further studies of other geometrical modifications.
1 Fig. 3 shows the CDF of a "horizontal block" structure with dimensions (BL=30, BW=12, EL=0.29, EW=1.4, EOL=0.055) with via position as shown in Fig. 1(b) , comparing single via ( ), to dual dummy via (•). Approximate Weibull distribution fits of the earlier failures are shown with dotted lines. As can be seen, the CDF shows a flattening at higher HTS times (greater than 168 hrs), which is roughly equivalent for both structures. The slopes for the linear portion of the CDF are not equivalent. Extrapolation to t0.5 reveals a difference ( * ) of roughly 100 hrs. The CDF for an "H"-shaped structure is shown in Fig. 4 , with dimensions (BL = 2.5, BW = 20), and layout shown in Fig. 1(a) , comparing single via ( ), to dual dummy via ( ). Again, the dual via structure shows an increase in the TTF as compared to single via. Approximate Weibull fits to the earlier failures are shown. Note the flattening, or "saturation" of the CDF at times larger the 168 hrs, similar to the result in Fig. 3 . The saturation levels for the single via in each case are similar within experimental errors, however, the dual via shows a difference in the saturation level. The difference in t0.5 for the "H"-shaped structure is less than for the "horizonal block."
In Fig. 5 , the results from various via array configurations is shown. The control sample of single via with no array is shown ( ), along with the small array in the corners of the block (•), the long via array that spans outside edge of the block ( ), and the small eight via array directly in front of the electrically active via ( ). The large via array that spans the center of the block (as shown in Fig. 2(d) ) is not shown due to zero failures during all intervals of testing (up to 1000 hrs). All via array structures have identical block and extension dimensions in microns (BL=30, BW =12, EL =0.29, EW = 1.4, EOL =0.055). Failure rates for all structures begin to saturate after the 20 hr readout, with 168 and 500 hr readouts being similar in magnitude.
CDF plots exhibited in Fig. 6 are for metal slotting configurations shown in Fig. 2(e-g) . The sample ( ) with no slot has the highest failure rate, followed by segmented slots in center of block (•), long slot in center of block ( ), and long slot at edge of block near the via ( ). Absence of curvature is due to early termination of the HTS experiment at 20 hrs (all HTS readout points are less than 168 hrs). The dimensions of the structure studied here (BL=30, BW =12, EL =0.29, EW =0.2, EOL =0.055) contains a narrower EW, as compared to the via array test structure. The failure rate for a single via control sample, with EW = 1.4, was determined to be identical in magnitude as in the via array data. The control sample, however, did not show the difference in performance with respect to slotting due to high initial failure rates at the first readout. Fig. 6 . CDF plot of experiment with metal slots. Control sample ( ) with no slot has the highest failure rate, followed by segmented slots in center of block (•), long slot in center of block ( ), and long slot at edge of block near the via ( ). Absence of curvature is due to early termination of experiment (all HTS readout points are less than 168 hrs).
DISCUSSION
Currently accepted models of SIV treat the TTF as dependent on the diffusion of material away from the via, not accounting for the energy of void nucleation or dynamic stress relaxation [1] , [12] , [16] , [17] . The results shown here reveal that the process of SIV failure is much more complicated, and these features can be probed with the alteration of geometrical factors. As cited, the addition of a redundant via can act as a stress modifier of the original via [12] , which will reduce the vacancy diffusion to the via. However, the reduction in stress can also modify the void nucleation probability. Also, currently accepted models for SIV in Cu do not take into account the effect of additional void nucleation elsewhere within the local area of the via, and the impact this will have on the failure dynamics.
Void Nucleation
The process of void nucleation for SIV is not fully understood. It is believed that processing variations [18] , microstructure [19] , surface texture [20] , defects, oxidation or "contamination patches" [13] , [21] , [22] , local delamination [23] , plastic deformation [24] , grainboundary sliding [25] , all play a role in the probability for void nuclei. In the ideal case (no process-related defects) one possibility that still remains for a polygranular interconnect is the stress concentration due to triple-point grain boundary intersections with interfaces. In all cases mentioned above, void nucleation is driven by the competition of the tensile stress with the surface-stress and surface energy of the void embryo [25] - [28] , leading to a critical stress threshold for void nucleation.
As Z. Suo [17] has pointed out, the nucleation rate is dependent on the transport of vacancies to the via, which allows the stress within the interconnect to do work. This transport is given by Fig. 7 . Stress relaxation is facilitated by flux divergence, and subsequent redistribution of Cu throughout the interconnect. Interfaces between the SiC cap provide high diffusivity paths for material to deposit in grain boundaries. A reduction in stress due to the "jacking velocity", v, is one possible mechanism for stress relaxation the flux of vacancies (or equivalently, Cu atoms) due to a stress gradient between the via, or void nucleus present under the via. In conjunction with observations made by E.T. Ogawa et al [1] , a diffusive volume is defined by this stress-gradient between the via and the interconnect block which sets a time scale for the nucleation process. By contrast, Gleixner et al [13] show that in the case of "void-like" flaws or "contamination patches" this time-scale can be effectively instantaneous.
The impact of void nucleation on the failure rate should be seen in the wafer to wafer variance for structures that exhibit stresses near the critical threshold for void nucleation. Structures well above this threshold should nucleate quickly, early in HTS cycling. Structures well below this threshold should remain robust to SIV failures. In the intermediate stress regime, the devices should be very sensitive to fluctuations in the particular microstructural conditions which affect the nucleation rate. When considering SIV nucleation for modeling purposes, the nucleation rate must be convoluted with the void growth rate to obtain the total population of critical voids in an experimental sample. This additional factor should be manifest in the DTTF and MTTF, when various geometrical and processing factors are varied in experiment.
Void Growth
A model for void growth under the via is given by Zhai & Blish [8] , for different interconnect geometries. In their model, the TTF is dependent on the boundary conditions of the interconnect and the material parameters (effective modulus, effective diffusion constant etc.), leading to the establishment of a critical void volume, Vc, for void formation and stress relaxation. For small times (or large geometries), the critical volume scales as Vc ∼ t, and is independent of geometry. For intermediate times, the critical volume scales as Vc ∼ t 1/2 , and is dependent on the geometry. For long times, the vacancy volume is depleted and the incremental void growth goes to zero. For a sufficient block size, the long time solution does not impact the TTF for hump voids, since after a critical void size is reached, further void growth is not experimentally detectible.
The void growth process is shown schematically in Fig. 7 . The void is a site of flux divergence, that is, material flows away from the void and is deposited elsewhere in the interconnect. If the interface diffusion is high compared to the grain-boundary diffusion, the rate limiting factor in stress relaxation lies in the grain boundary diffusivity [29] - [31] . Thus, material from the void region can be deposited far from the via in order to relax the tensile stress. The rate at which this stress is reduced is called the jacking velocity, v, which is the rate at which material is plated on the grain boundary [28] . This process is assisted by flux-divergence due to other sources, such as additional voids in the interconnect. Cu may also plate on the SiC/Cu and Ta/TaN interfaces also reducing the stress in the interconnect.
Stress Relaxation
The experimental reduction in failure rate as a function of time, as seen in Figs. 3-5 , is most likely due to the interaction of the diffusion of vacancies with other stress fields due to additional vias, or voiding in the interconnect and the subsequent stress relaxation. It has been seen that void nucleation will occur at high tensile stress regions more-or-less evenly distributed in wide lines [32] . The additional voids in the interconnect will "getter" vacancies, and the void growth will lower the driving force for SIV under the electrically active via.
Multiple Vias
The processes of vacancy diffusion assisted nucleation and void growth are both present in the TTF of an arbitrary via in an interconnect. In the case of a large number of vias attached in series, however, the TTF is dominated by the process which leads to the earliest failure. This is called the weak-link assumption [7] , and results in the preferential observation of a very small nucleation incubation time for voids under a electrically active via. Thus, for structures with high failure rates, the TTF is dominated by the process of void growth.
In comparing the single via TTF with a dual-dummy via TTF, the following scenarios are considered: 1) Sharing of vacancy volume between vias which does not lead to void nucleation or growth, 2) void nucleation under the dummy via which consequently acts as a vacancy "getter," 3) void nucleation under both vias leading to a failure, and 4) void nucleation under the electrically active via leading to failure. In the case of 1), this scenario is not likely for structures that have a large vacancy volume available for voiding. Scenario 2) increases the lifetime of the electrically active via, however, this instance is not likely to be reflected in the experiment due to the weak-link assumption. Scenario 3) is inherently unstable and unlikely, since any fluctuation of stress gradient can cause a preferential flux of vacancies to one or the other via. This leaves scenario 4) as the most likely process for failure in the weak-link approach to the interpretation of the impact of the dummy via as featured in Fig.  1(b) .
In Fig. 3 , the impact of the dual-dummy via on the CDF is shown as a shift in t0.5 (as indicated by ( * )). Using the model of Zhai & Blish, t0.5 should scale with the critical void volume as Vc ∼ t 1/2 . In the absence of a stress modification due to the presence of the dummy via, the critical void volume should be increased by a factor of 2, and thus, t0.5 should scale by a factor of 4. As can be seen, t0.5 is increased by a factor of 10, implying that stress gradient modification from the dual via results in a large reduction in the vacancy flux to the electrically active via. By contrast, the structure shown in Fig.  1(a) , with CDF shown in Fig. 4 , shows a smaller difference between t0.5, on the order of a factor of 5. This may be due to the fact that the vacancy volume scales as Vc ∼ t for large geometries, as a radially advancing front from the via.
Similar to the dual via result in Figs. 3 and 4 , the addition of a small eight via array directly in front of the electrically active via, as shown in Fig. 2(c) with CDF in Fig. 5 ( ) , reduces the flux to the growing void through the interaction of stress gradients. The failure is not eliminated by this arrangement, however, since the stress gradient between the dummy vias and the void is high enough to feed void growth. This indicates that the redundant vias do not act as a diffusive barrier of the source of vacancies within the block.
If the small array is enlarged to cover the entire center of the block, as seen in Fig. 2(d) , SIV failures are completely eliminated. In this case, it is believed that the presence of the additional vias reduce the flux to the electrically active via through vacancy sharing or void growth under the dummy vias.
The impact of the via interaction at long distances is most striking in the reduction in the failure rate between the large outside array, shown in Fig. 2(b) with CDF in Fig. 5( ) , and the single via result. This indicates that the stress gradient of vias located far from the electrically active via can reduce the void nucleation and growth at the electrically active via. The effect is also seen with smaller arrays in the corners of the block, as shown in Fig. 2(a) with CDF in Fig.  5(•) , however, it is diminished due to the smaller number of vias acting in the process.
Metal Slotting
Metal slotting results show a different behavior than the dual via and via array. The presence of a long slot in front of the via does not completely suppress the void nucleation and growth for the block areas studied (360 µm). This indicates that the local vacancy volume is high enough for SIV in spite of the diffusive blocking action of the long slot. The slots in the center of the block also have an effect on the TTF, through the modifications of the boundary conditions for SIV. In one case, for the long slot in the center (Fig. 2(e) ), the total vacancy volume is reduced and the TTF is increased (See Fig.  6 long center slot ( ) ). For the case where the segmented slot is introduced to the center (shown schematically in Fig. 2(f) ), the failure rate is significantly higher due either to the increase in the volume of vacancies or a higher degree of stress within the block. As compared to the single slot, the additional "straps" of Cu may provide additional tension to the block.
Statistics of Failure
The differences in the shape parameter (slope of Weibull plots in Fig. 3, and Fig. 4 ) between the single and dual via is not well understood. This discrepancy could be simply due to the fact that the first readout point did not capture the earliest single via failures which would indicate a larger slope. Nevertheless, all of the results show that a simple Weibull is not sufficient to model the statistics of SIV failures due to the curvature and eventual saturation of the failure rate.
Often, curvature in the Weibull plot is attributed to a limited failure population (LFP) model, which states that a limited sub-population of the units are susceptible to failure, while the remaining units are more robust. In order to investigate this behavior, sub-populations based on initial resistance, via diameter, and wafer level binning, were performed to find a correlation with a susceptible sub-population. It was discovered that for every sub-population considered, the failure rate decreased as a function of time for times greater than 168 hrs. Also, within the sub-population, the long lasting units were evenly distributed across the sub-population. Also, the HTS was performed at different times for different experiments indicating that the curvature is not a systematic artifact of the HTS setup. The reduction of the failure rate as a function of time appears to be a universal feature of the data. This curvature can be taken into account in a formulation of the Weibull which has a time-dependent scale parameter η(t) = η0f (t) indicating a change in the generalized "stress" leading to failure [33] . The precise form of η(t) depends on the via interactions, void saturation, and other factors.
Failure Analysis
Passive voltage contrast was used to establish the location of the void, and FIB cross-sectional analysis was done to confirm the morphology of the failure mode. In Fig. 8 a typical SIV failure is shown.
CONCLUSION
This work shows that there is a significant interaction between vias with respect to SIV that cannot be simply understood by the combined reliability of each single via, or a sharing of the diffusive vacancy volume. The lifetime improvement due to the addition of dummy vias, or via arrays, is attributed to a stress modification in the interconnect. The stress modification can effect vias far from the local "diffusive volume" during void growth, indicating possible new approaches for redundant electrical or dummy via placement. It is also seen that, in some cases, that vias do not act as a diffusive barrier for void growth. The failure rate of vias reduces as a function of time, and this is due to the nucleation of additional voids and their stress fields' interaction with the electrically active via. Due to this time dependency, the CDF is shown to deviate from Weibull statistics as predicted by the weak-link model. Insertion of metal slots close to the electrically active via act as a diffusive barrier, and slots located elsewhere can modify the stress in the interconnect to improve via lifetime.
